Homework 11 Cache Memory

1. Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17. Assuming a direct-mapped cache with 16 one-word blocks that is initially empty, label each reference in the list as a hit or a miss and show the final contents of the cache.

2. Using the series of references given in Exercise 1, show the hits and misses and final cache contents for a direct-mapped cache with four-word blocks and a total size of 16 words.

3. Compute the total number of bits required to implement the cache in the following Figure 11.1. This number is different from the size of the cache, which usually refers to the number of bytes of data stored in the cache. The number of bits needed to implement the cache represents the total amount of memory needed for storing all of the data, tags, and valid bits.


DirectMapCache4Way.png

Figure 11.1

4, Using the series of references given in Exercise 1, show the hits and misses and final cache contents for a two-way set-associative cache with one-word blocks and a total size of 16 words. Assume LRU replacement.

5. Using the series of references given in Exercise 1, show the hits and misses and final cache contents for a two-way set-associative cache with two-word blocks and a total size of 16 words. Assume LRU replacement.

6. Using the series of references given in Exercise 1, show the hits and misses and final cache contents for a fully associative cache with one-word blocks and a total size of 16 words. Assume LRU replacement.

*

Topic attachments
I Attachment Action Size Date Who Comment
Pngpng DirectMapCache4Way.png manage 23.8 K 2014-10-29 - 15:22 JimSkon  
Topic revision: r4 - 2014-11-25 - JimSkon
 
This site is powered by the TWiki collaboration platformCopyright &© by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback