CSC 3054 Computer Organization and Architecture

Fall 2014

Description

CSC3054. A study of computer system components, hardwired and micro-programmed control units, memory organization, and RISC architecture. Assembly language is covered. A laboratory is included. Prerequisites: CSC2024 and MAT/CSC1053.

Text

Andrew S. Tanenbaum, Structured Computer Organization (6th Edition), Prentice Hall, 2012

References, Documents, Links

Test Preperation

  1. Exam 1 Study Guide
  2. Exam 1 Practice Exam
  3. Exam 1 Practice Exam Solutions
  4. Final exam. Review first exam, guide above, and the attached sampe final: Sample Final Exam

Homework assignments

  1. History Assignment, Due 9/5/2014
  2. Current Processors, Due 9/10/2014
  3. Homework 3, Due 9/12/2014
  4. Homework 4, Due 9/17/2014
  5. Homework 5, Due 9/22/2014
  6. Homework 6, Due 9/26/2014
  7. Homework 7, Due 10/3/2014
  8. Homework 8, Due 10/8/2014
  9. Homework 9, (Appendix A) Due 10/15/2014
  10. Homework 10, (Appendix B) Due 10/17/2014
  11. Homework 11, Due 11/3/2014
  12. Homework 12, Due 11/17/2014
  13. Homework 13, Due 11/24/2014
  14. Homework 14, Due 12/2/2014

Lab Assignments

  1. Lab 1 - A simple computer. Due 9/9/2014
  2. Lab 2 - Programming the MIC-1. Due 9/16/2014
  3. Lab 3 - Logisim Introduction. Due 9/23/2014
  4. Lab 4 - Logisim Sub-circuits, Bundles, Debugging. Due 9/30/2014
  5. Lab 5 - Build a 12-bit ALU. Due 10/7/2014
  6. Lab 6 - Memory, Buses, and manual ALU operations. Due 10/14/2014
  7. Lab 7 - Basic Microcode control. Due 10/28/2014 (Old version: Lab 7 old )
  8. Lab 8 - Microcode with branching. Due 11/4/2014
  9. Lab 9 - Instruction decoding. Due 11/11/2014
  10. Lab 10 - A basic microprogrammed computer. Due 11/18/2014
  11. Lab 11 - A complete microprogrammed computer. Due 11/25/2014
  12. Lab 12 - Programming our microcoded computer in machine code. Due 12/2/2014
  13. Lab 13 - Presentation of processor enhancements. Due 12/2/2014

October 22 Videos

  1. Making of Intel Core i7
  2. How Hard Drives Work
  3. SSD's
  4. Nand Flash
  5. How Flash Works

Course Slides

  1. Chapter 1 Slides
  2. Chapter 2 Slides
  3. Chapter 3 Slides
  4. Chapter 4 Slides
  5. Chapter 5 Slides
  6. Chapter 6 Slides
  7. Chapter 8 Slides

Schedule

Date Topic Reading Quiz Assignment Due
9/1 Introduction Ch 1.1-1.2
9/2 Lab 1 - A simple computer
9/3 Introduction Ch 1.3-1.5
9/5 Current Processors
HW 1 - History Writeup
9/8 Processors, How a CPU is made, 3-D Transistors 2.1 Ch 2.1-2.2
9/9 Lab 2 - Programming the MIC-1 Lab 1
9/10 Primary Memory 2.2 Current Processors HW 2
9/12 Coding, Secondary Memory, Displays, I/O 2.3-2.5
Ch 2.3 HW 3
9/15 Digital Logic Level - Gates & Logic
3.1

9/16 Lab 3 - Logisim Introduction Lab 2
9/17 Digital Logic Level - Gates & Logic 3.1 Ch 3.1-3.2 HW 4
9/19 Digital Logic Level - Basic Logic Circuits 3.2
9/22 Digital Logic Level - Basic Logic Circuits 3.2 HW 5
9/23 Lab 4 - Logisim Sub-circuits
9/24 Digital Logic Level - Memory 3.3
9/26 Digital Logic Level - CPU Chips and Buses 3.4 3.2-3.3 HW 6
9/29 Digital Logic Level - CPU Chips and Buses 3.4 3.4
9/30 Lab 5 - Build a 12-bit ALU
10/1 Example CPU Chips 3.5
10/3 Example Busses 3.6 HW 7
10/6 The Microarchitecture Level - Microinstructions 4.1
10/7 Lab 6 - Memory, Buses, and manual ALU operations
10/8 The Microarchitecture Level - Example 4.2
HW 8
10/10 The Microarchitecture Level - Example 4.3
10/13 Binary and Floating Numbers A, B 4.1-4.2
10/14 Lab 7 - Basic Microcode control
10/15 Binary and Floating Numbers
A, B
Appendix A&B
10/17 Review for Exam
10/20 No Class: Midterm Break
10/21 No Lab: Midterm Break

10/22 Video
10/24 Exam 1
1.1-4.3
*
10/27 The Microarchitecture Level - Performance
4.5
10/28 Lab 8 - Microcode with branching.

10/29 Cache Memory 4.5
10/31 The Microarchitecture Level - The data path 4.5
11/3 Instruction Sets - overview 5.1
11/4 Lab 9 - Instruction decoding
11/5 Instruction Sets - Data types 5.2
11/6 Instruction Sets - Instruction formats, Addressing 5.3-5.4 *
11/9 Instruction Sets - types 5.3
11/10 nstruction Sets - types
11/11 Lab 10 - A basic microprogrammed computer.
11/12 Instruction Sets - types
5.4 5.1-5.4
11/14 Virtual Memory 6.1
11/17 Virtual Memory

11/18 Lab 11
6.1
11/19 Examples 6.4 6.1-6.2
11/21 Examples 6.4
11/24 Presentations
11/25 Lab 12
11/26 No Class - Thanksgiving Break
11/28 On-chip parallelism 8.1
12/1 Presentations
12/2 Lab 13 8.1
12/3 Presentations
8.2
12/5 Presentations
12/8 Final Exam 10:00-11:50am
Ch 1-6, 8

STUDENT PRESENTATION

Each student will prepare and present a quality 10-minute presentation on some processor, or some significant architecture feature. The student will be required to select a topic with instructor approval. The topic proposal should a 1-2 page paper describing the topic, the scope of the talk, and the goals of the presentation. A complete outline will then be required which covers the topics and organization of the presentation. The presentation itself will be in the form of a power point document, with complete notes for the presenter for each slide. The slide themselves should be brief, but notes sufficient for another person to understate the slides without explanation. Animations and illustrative graphics will be expected for a good grade.

Presentation Due Dates
  1. Nov. 14 - Presentation Topic Proposal Due (1-2 pages)
  2. Nov. 19 - Presentation Outline Due
  3. Dec. 1 - Presentation Slides Due
  4. Dec 1-5 - Presentations Given

Final Grading Scale after Curve

low high Grade
90 100 A
86 89 A-
82 85 B+
78 81 B
74 77 B-
70 73 C+
66 69 C
61 65 C-
56 60 D+
51 55 D
47 50 D-
0 47 F

|

Topic attachments
I Attachment Action Size Date Who Comment
Docdoc CSC3054_syllabus_2014.doc manage 83.0 K 2014-09-01 - 02:02 JimSkon Syllabus 2014
Pptppt Chapter01-Introduction.ppt manage 1722.5 K 2014-09-01 - 01:10 JimSkon Chapter 1 Slides
Pptppt Chapter02-ComputerSystemsOrganization.ppt manage 1874.0 K 2014-09-01 - 01:11 JimSkon Chapter 2 Slides
Pptppt Chapter03-TheDigitalLogicLevel.ppt manage 2331.5 K 2014-09-01 - 01:12 JimSkon Chapter 3 Slides
Pptppt Chapter04-TheMicroarchitectureLevel.ppt manage 7147.0 K 2014-11-24 - 15:29 JimSkon  
Pptppt Chapter05-TheInstructionSetArchitectureLevel.ppt manage 3570.5 K 2014-11-24 - 15:29 JimSkon  
Pptppt Chapter06-OperatingSystemMachineLevel.ppt manage 3324.0 K 2014-11-24 - 15:29 JimSkon  
Pptppt Chapter08-ParallelComputerArchitectures.ppt manage 4136.0 K 2014-11-24 - 15:30 JimSkon  
Docdoc FinalExamF14-sample.doc manage 471.0 K 2014-11-24 - 15:27 JimSkon Sample Final Exam
Pngpng Microprogbranch.png manage 44.5 K 2014-10-15 - 15:23 JimSkon  
Topic revision: r50 - 2014-12-16 - JimSkon
 
This site is powered by the TWiki collaboration platformCopyright &© by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback